* Set bits on R indicate whether an interrupt occurred or is pending (alias of bits in NR 0xC8 - 0xCA)

* Set bits on W always generate a maskable interrupt ignoring enables (NR 0xC4 - 0xC6)