| Bits | Description |
|---|---|
| 7:2 | Reserved must be 0 |
| 1 | Line |
| 0 | ULA |
* (R) Set bits indicate the device generated an interrupt in the past or an interrupt is pending
* (W) Set bits clear the status. In hw im2 mode the status will continue to read as set until the interrupt pending condition is cleared