0xCC
(soft reset = 0)
* Set bits indicate the corresponding interrupt will interrupt a dma operation when in hw im2 mode